



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the **PATENT APPLICATION** of:

Gredone et al.

Application No.: 10/081,466

Confirmation No.: 2915

Filed: February 22, 2002

For: BASE STATION HAVING A HYBRID
PARALLEL/SERIAL BUS INTERFACE

Group: 2131

Examiner: Abdelmoniem I. Elamin

Our File: I-2-0201.1US

Date: April 16, 2004

4/8/04
5/18/04

RECEIVED

APR 22 2004

Technology Center 2100

**COMMUNICATION RE FAVORABLE IPER BY
IPEA/US IN CORRESPONDING INTERNATIONAL APPLICATION**

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

This communication is to advise the Examiner of the favorable International Preliminary Examination Report (IPER) issued by the United States Patent and Trademark Office acting as International Preliminary Examination Authority in a corresponding international application. A copy of the IPER is enclosed.


The original PCT claims correspond to the claims in this U.S. application. A copy of the approved claims as published is also enclosed.

Applicant: Gredone et al.
Application No.: 10/081,466

In view of the fact that PCT claims 1-57 have all been found to meet the international standards of patentability, prompt examination and allowance are respectfully requested.

Respectfully submitted,

Gredone et al.

By 
Gerald B. Halt, Jr.
Registration No. 37,633
(215) 568-6400

Volpe and Koenig, P.C.
United Plaza, Suite 1600
30 South 17th Street
Philadelphia, PA 19103

GBH/am
Enclosures (2)

PATENT COOPERATION TREATY

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT


(PCT Article 36 and Rule 70)

RECEIVED

AM/PAE

MAR 03 2004

VOLPE & KOENIG, P.C.

Applicant's or agent's file reference I-2-0201.3WO	FOR FURTHER ACTION See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPEA/416)	
International application No. PCT/US02/37143	International filing date (day/month/year) 19 November 2002 (19.11.2002)	Priority date (day/month/year) 21 November 2001 (21.11.2001)
International Patent Classification (IPC) or national classification and IPC IPC(7): H03M 9/00 and US Cl.: 341/100, 101		RECEIVED APR 22 2004 Technology Center 2100
Applicant INTERDIGITAL TECHNOLOGY CORPORATION		
<p>1. This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36.</p> <p>2. This REPORT consists of a total of <u>3</u> sheets, including this cover sheet.</p> <p><input type="checkbox"/> This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).</p> <p>These annexes consist of a total of <u> </u> sheets.</p>		
<p>3. This report contains indications relating to the following items:</p> <p>I <input checked="" type="checkbox"/> Basis of the report</p> <p>II <input type="checkbox"/> Priority</p> <p>III <input type="checkbox"/> Non-establishment of report with regard to novelty, inventive step and industrial applicability</p> <p>IV <input type="checkbox"/> Lack of unity of invention</p> <p>V <input checked="" type="checkbox"/> Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement</p> <p>VI <input type="checkbox"/> Certain documents cited</p> <p>VII <input type="checkbox"/> Certain defects in the international application</p> <p>VIII <input type="checkbox"/> Certain observations on the international application</p>		
Date of submission of the demand 20 June 2003 (20.06.2003)	Date of completion of this report 23 July 2003 (23.07.2003)	
Name and mailing address of the IPEA/US Mail Stop PCT, Attn: IPEA/US Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 Facsimile No. (703) 305-3230	Authorized officer Lam T. Mai Telephone No. (703) 308-1703 	

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International Application No.

PCT/US02/37143

I. Basis of the report

1. With regard to the elements of the international application:*

- ☒ the international application as originally filed.
- ☒ the description:
 pages 1-9 as originally filed
 pages NONE, filed with the demand
 pages NONE, filed with the letter of _____.
- ☒ the claims:
 pages 10-19 as originally filed
 pages NONE, as amended (together with any statement) under Article 19
 pages NONE, filed with the demand
 pages NONE, filed with the letter of _____.
- ☒ the drawings:
 pages 1-8 as originally filed
 pages NONE, filed with the demand
 pages NONE, filed with the letter of _____.
- ☐ the sequence listing part of the description:
 pages NONE as originally filed
 pages NONE, filed with the demand
 pages NONE, filed with the letter of _____.

2. With regard to the language, all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.

These elements were available or furnished to this Authority in the following language _____ which is:

- ☐ the language of a translation furnished for the purposes of international search (under Rule 23.1(b)).
- ☐ the language of publication of the international application (under Rule 48.3(b)).
- ☐ the language of the translation furnished for the purposes of international preliminary examination (under Rules 55.2 and/or 55.3).

3. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the international preliminary examination was carried out on the basis of the sequence listing:

- ☐ contained in the international application in printed form.
- ☐ filed together with the international application in computer readable form.
- ☐ furnished subsequently to this Authority in written form.
- ☐ furnished subsequently to this Authority in computer readable form.
- ☐ The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.
- ☐ The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

4. ☐ The amendments have resulted in the cancellation of:

- ☒ the description, pages NONE
- ☒ the claims, Nos. NONE
- ☒ the drawings, sheets/fig NONE

5. ☐ This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**

* Replacement sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 70.16 and 70.17).

** Any replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.

V. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement**1. STATEMENT**

Novelty (N)	Claims <u>1-57</u>	YES
	Claims <u>NONE</u>	NO
Inventive Step (IS)	Claims <u>1-57</u>	YES
	Claims <u>NONE</u>	NO
Industrial Applicability (IA)	Claims <u>1-57</u>	YES
	Claims <u>NONE</u>	NO

2. CITATIONS AND EXPLANATIONS

Claims 1-57 meet the criteria set out in PCT Article 33(2)-(3), because the prior art of record fails to teach or suggest a technique for an apparatus and a method for data transferring bus technology that demultiplexing data block into a plurality of nibbles data. Then, a parallel to serial converter converts nibbles data into serial data before transferring over the data to the other end. There is a serial to parallel convert converts serial data back to nibble form then a data block device combines all nibbles into the data block form. The novel advantage of the invention is Eliminate significant number of bus transferred data lines.

Claims 1-57 meet the criteria set out in PCT Article 33(4), because the claimed subject matter is useful in the industry.

----- NEW CITATIONS -----
NONE

CLAIMS

What is claimed is:

1. A hybrid serial/parallel bus interface for a user equipment (UE) comprising:

a data block demultiplexing device having an input configured to receive a data block and demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits;

for each nibble:

a parallel to serial converter for converting that nibble into serial data;

a line for transferring that nibble serial data;

a serial to parallel converter for converting that nibble serial data to recover that nibble; and

a data block reconstruction device for combining the recovered nibbles into the data block.

2. The UE interface of claim 1 wherein a number of bits in a data block is N and a number of the lines is i and $1 < i < N$.

3. The UE interface of claim 1 wherein a number of bits in a nibble is four and a number of lines is two.

4. A hybrid serial/parallel bus interface for a user equipment (UE) comprising:

means having an input configured to receive a data block for demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits;

for each nibble:

means for converting that nibble into serial data;

a line for transferring that nibble serial data; and
means for converting that nibble serial data to recover that nibble; and
means for combining the recovered nibbles into the data block.

5. The UE interface of claim 4 wherein a number of bits in a data block is N and a number of the lines is i and $1 < i < N$.

6. The UE interface of claim 4 wherein a number of bits in a nibble is four and a number of lines is two.

7. A user equipment (UE) having a hybrid serial/parallel bus interface for transferring data from a first node to a second node, the interface comprising:

a data block demultiplexing device for demultiplexing a data block from the first node into m sets of n bits and for adding a start bit to each of the m sets, the m start bits collectively representing one of a particular function to be performed or a destination;

for each of the m sets, a separate line for transferring that set of the m sets from the first node to the second node;

a data block reconstruction device for receiving the m sets, for combining the m sets into the data block and for utilizing the m sets in accordance with the m start bits.

8. The UE interface of claim 7 wherein the demultiplexing device sets at least one of the m start bits in a one state when transmitting data and when the interface is not transmitting data, maintains all the separate lines in a zero state.

9. The UE interface of claim 7 wherein the m start bits represent a start of data transfer.

10. The UE interface of claim 7 wherein the m start bits collectively represent a particular function to be performed and not a destination.

11. The UE interface of claim 7 wherein functions that the m start bits collectively represent include a relative increase, a relative decrease and an absolute value function.

12. The UE interface of claim 7 wherein the m start bits collectively represent a particular destination and not a function to be performed.

13. The UE interface of claim 12 wherein destinations that the m start bits collectively represent include an RX and TX gain controller.

14. The UE interface of claim 7 wherein the m start bits collectively represent both a particular function to be performed and a particular destination.

15. A user equipment (UE) having a hybrid serial/parallel bus interface for transferring data from a first node to a second node, the interface comprising:

means for demultiplexing a data block into m sets of n bits;

means for adding a start bit to each of the m sets, the m start bits collectively representing one of a particular function to be performed or destination;

means for transferring from the first node each of the m sets over a separate line;

means for receiving at the second node each of the transferred m sets; and

means for utilizing the received m sets in accordance with the m start bits.

16. The UE interface of claim 15 wherein the adding means sets at least one of the m start bits to a one state and, when the interface is not transmitting data, all the separate lines to a zero state.

17. The UE interface of claim 15 wherein at least one of the m start bits represents a start of data transfer.

18. The UE interface of claim 15 wherein the m start bits collectively represent a particular function to be performed and not a destination.

19. The UE interface of claim 15 wherein functions that the m start bits collectively represent include a relative increase, a relative decrease and an absolute value function.

20. The UE interface of claim 15 wherein the m start bits collectively represent a particular destination and not a function to be performed.

21. The UE interface of claim 20 wherein destinations that the m start bits collectively represent include an RX and TX gain controller.

22. The UE interface of claim 15 wherein the m start bits collectively represent both a particular function to be performed and a particular destination.

23. A user equipment (UE) hybrid serial/parallel bus interface for use in a synchronous system, the synchronous system having an associated clock, the bus interface, comprising:

26. A bi-directional serial/parallel bus interface employed by a user equipment (UE) comprising:

a plurality of lines for transferring data blocks, the plurality of lines being less than a number of bits in each data block;

a first node sending first data blocks to a second node over the plurality of lines, the first node demultiplexing the data block into a plurality of first nibbles, the plurality of first nibbles being equal in number to the plurality of lines, each first nibble having a plurality of bits; and

the second node sending second data blocks to the first node over the plurality of lines, the second node demultiplexing the data block into a plurality of second nibbles, the plurality of second nibbles being equal in number to the plurality of lines, each second nibble having a plurality of bits.

27. The UE interface of claim 26 wherein the first node demultiplex the data block into a plurality of third nibbles, a number j of the third nibbles is less than the number N of lines and transferring the third nibbles over j lines.

28. The UE interface of claim 27 wherein the second node demultiplexes fourth data blocks into K bits, where K is less than or equal to $N-j$ lines, and transferring the fourth data block over K lines.

29. The UE interface of claim 26 wherein the first node data blocks include gain control information.

30. The UE interface of claim 29 wherein the second node data blocks include an acknowledgment of receipt of the gain control information.

31. The UE interface of claim 29 wherein the second node data blocks include information of a status associated with the second node.

32. A gain control (GC) employed by a user equipment (UE), comprising:
a GC controller for producing a data block having n bits representing a gain value;

i lines for transferring the data block from the GC controller to a GC, where $1 < i < n$; and

the GC for receiving the data block and adjusting a gain of the GC using the gain value of the data block.

33. The UE GC of claim 32 further comprising:
a data block demultiplexing device for demultiplexing the data block into a plurality of nibbles, each nibble being transferred over a different line of the i lines;
and

a data block reconstruction device for combining the nibbles into the data block.

34. The UE GC of claim 33 wherein appended to each nibble is a start bit.

35. The UE GC of claim 34 wherein the start bits indicate a function to be performed.

36. The UE GC of claim 35 wherein functions indicated by the start bits include a relative increase, a relative decrease and an absolute value function.

37. The UE GC of claim 34 wherein the GC includes a RX GC and a TX GC and the start bits indicate whether the data block is sent to the RX GC or TX GC.

2131



PTO/SB/21 (02-04)
 Approved for use through 07/31/2006. OMB 0651-0031
 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/081,466
	Filing Date	February 22, 2002
	First Named Inventor	Gredone et al.
	Art Unit	2131
	Examiner Name	Abdelmoniem I. Elamin
Total Number of Pages in This Submission	Attorney Docket Number	I-2-0201.1US

ENCLOSURES (Check all that apply)		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Response to Missing Parts/Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation <input type="checkbox"/> Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____	<input type="checkbox"/> After Allowance communication to Technology Center (TC) <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): COMMUNICATION RE FAVORABLE IPER BY IPEA/US IN CORRESPONDING INTERNATIONAL APPLICATION; COPY OF APPROVED CLAIMS 1-57 AS PUBLISHED; AND COPY OF IPER
<div style="border: 1px solid black; padding: 5px; display: inline-block;">RECEIVED</div> APR 22 2004 Technology Center 2100		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Gerald B. Halt, Jr. Reg. No. 37,633 Volpe and Koenig, P.C.
Signature	
Date	April 16, 2004

CERTIFICATE OF TRANSMISSION/MAILING	
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.	
Typed or printed name	Gerald B. Halt, Jr.
Signature	
Date	April 16, 2004

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.